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Abstract
To ensure correctness and performance of real-time
embedded systems, early evaluation of properties is
needed. Based on design experience for real-time sys-
tems and using the concepts of the POOSL language,
we introduce modelling patterns that allow easy com-
position of models for design space exploration. These
patterns cover different types of real-time tasks, re-
sources and mappings, and include also aspects that
are usually ignored in classical analysis approaches, like
task activation latency or execution context switches.
The construction of system models can be done by in-
tegrating the necessary patterns, as illustrated in two
case studies.
1 Introduction
Complex real-time embedded systems are usually com-
prised of a combination of hardware and software com-
ponents that are supposed to synchronise and coor-
dinate different processes and activities. From early
stages of the design, many decisions must be made to
guarantee that the realisation of such a complex ma-
chine meets all the functional and non-functional (tim-
ing) requirements.
Related research. One of the main problems to ad-
dress concerns the most suitable architecture of the sys-
tem such that all the requirements are met. To prop-
erly deal with this question, the common approaches
are design space exploration and system level perfor-
mance analysis. An extensive overview of such method-
ologies is given in [BMIS04] and [Gri04]. They range
from analytical computation (Modular Performance
Analysis [WTVL05]) to simulation-based estimation
(Spade [LvdWVD01], Artemis [PHL+01]). These are
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often specialised techniques which claim that general
purpose languages are ill-suited for system-level analy-
sis. However, due to the heterogeneity and complexity
of systems, for the analysis of different aspects different
models need to be built and their coupling is difficult.
Therefore, a unified model, covering all the interest-
ing aspects, is actually needed to speed up the design
process. This is how the Unified Modelling Language
(UML) [OMG03] came to be conceived. The language
was designed mainly for object-oriented software spec-
ification, but recently it was extended (UML 2.0) to
include (real-time) systems as well.
During the development of new systems, specific
problems are encountered again and again, and expe-
rienced designers apply the solutions that worked for
them in the past [GHJV95]. These pairs of problem-
solution are called design patterns and their application
helps in getting a design “right” faster. With the in-
crease in the development of real-time systems, design
patterns were needed for dealing with issues like con-
currency, resource sharing, distribution [Dou02]. As
UML has become the standard language for modelling,
these patterns are described in UML. However, the se-
mantics of the language is not strong enough to prop-
erly deal with the analysis of real-time system be-
haviour. Therefore, an expressive and formal modelling
language is required instead in order to capture in a
compact model timing, concurrency, probabilities and
complex behaviour.
Design patterns refer to problems encountered in
the design process itself, but problems appear also in
the specification of components that are commonly en-
countered in complex systems [GJN99]. Although com-
ponents of the analysed systems exhibit some common
aspects for all real-time systems (e.g. characteristics of
tasks like periodicity or aperiodicity, processors, sched-
ulers and their overheads), they are built everytime
from scratch and similar issues are encountered over
and over.
Contributions of the paper. To reduce the
amount of time needed to construct models for de-
sign space exploration, we propose modelling patterns
to easily compose models for the design space explo-
ration of real-time embedded systems. These modelling
patterns, provided as a library, act like templates that
can be applied in many different situations by setting
the appropriate parameters. They are based on the
concepts of a mathematically defined general-purpose
modelling language, POOSL [vdPV97], and they are
presented as UML diagrams. These boilerplate solu-
tions are a critical success factor for the practical ap-
plication in an industrial setting and are a step towards
the (semi-) automated design space exploration in the
early phases of the system life-cycle.
This paper is organised as follows. Section 2 briefly
presents the POOSL language, whereas Section 3 pro-
vides the modelling patterns. The composition of these
patterns into a model is discussed in Section 4 and their
analysis approach in Section 5. The results of apply-
ing this approach on two case studies are presented in
Section 6. Conclusions are drawn in Section 7.
2 POOSL Modelling Language
The Parallel Object-Oriented Specification Language
(POOSL) [vdPV97] lies at the core of the Soft-
ware/Hardware Engineering (SHE) system-level design
method. POOSL contains a set of powerful primitives
to formally describe concurrency, distribution, syn-
chronous communication, timing and functional fea-
tures [TOO] of a system into a single executable model.
Its formal semantics is based on timed probabilistic la-
belled transition systems [LS91]. This mathematical
structure guarantees a unique and unambiguous inter-
pretation of POOSL models. Hence, POOSL is suit-
able for specification and, subsequently, verification of
correctness and evaluation of performance for real-time
systems.
POOSL consists of a process part and a data part.
The process part is used to specify the behaviour of
active components in the system, the processes, and
it is based on a real-time extension of the Calcu-
lus of Communicating Systems (CCS) [Mil89]. The
data part is based on traditional concepts of sequen-
tial object-oriented programming. It is used to spec-
ify the information that is generated, exchanged, in-
terpreted or modified by the active components. As
mostly POOSL processes are presented in this paper,
fig. 1 presents the relation between the UML class
diagram and the POOSL process class specification.
The name compartment of the class symbol for pro-
cess classes is stereotyped with <<process>>. The
attributes are named <<parameters>> and allow pa-
rameterising the behaviour of a process at instantia-
tion. The behaviour of a process is described by its
<<methods>> which may include the specification of
sending (!) and/or receiving (?) of <<messages>>1.
<<class>>
ClassName
<<attributes>>
Attribute:Type
<<methods>>
Method()
(a)
<<process>>
ProcessName
<<parameters>>
Parameter:Type
<<methods>>
Method()()
<<messages>>
port?message
(b)
Figure 1: UML (a) vs. POOSL process (b) class
The SHE method is accompanied by two tools,
SHESim and Rotalumis. SHESim is a graphical envi-
ronment intended for incremental specification, modi-
fication and validation of POOSL models. Rotalumis
is a high-speed execution engine, enabling fast evalu-
ation of system properties. Compared with SHESim,
Rotalumis improves the execution speed by a factor of
100. Both tools have been proved to correctly simulate
a model with respect to the formal semantics of the
language ([Gei02]).
3 Modelling Patterns
Real-time embedded systems usually contain compo-
nents with common characteristics, like tasks, or com-
putation / communication resources. Based on design
1More details about the UML profile for POOSL can be found
in [The04].
experience, modelling patterns can be developed such
that when another model of the same or of a similar
system needs to be built, the appropriate patterns and
their parameters can be chosen and used immediately.
Table 1: Modelling patterns
Y-chart part Pattern Name Parameter Name
Application PeriodicTask period (T)
Model deadline (D)
load
latency (l)
iterations
AperiodicTask deadline (D)
load
latency (l)
Platform Resource initial latency
Model throughput
Scheduling scheduling policy
Environment Environment arrival stream (Events)
Model upper bound (u)
lower bound (l)
<<process>>
PeriodicTask
<<parameters>>
T:Real
D:Real
load:Integer
l:Real
iterations:Integer
<<methods>>
Init()()
Periodic()()
Behaviour()()
<<messages>>
<<process>>
AperiodicTask
<<parameters>>
D:Real
load:Integer
l:Real
<<methods>>
Init()()
Aperiodic()()
Behaviour()()
<<messages>>
in?event
out!output
Figure 2: UML task patterns
Table 1 presents the modelling patterns developed
and used in the case studies presented in the paper.
These patterns comply with the Y-chart, the scheme
introduced in [KDVvdW97] for systematic design space
exploration. They also cover the model of the system
environment, although originally this was not present
in the scheme, because real-time systems typically have
a continuous interaction with their environment.
The application model is described through real-
time tasks, which are characterised by deadline, load
(which represents the number of instructions that the
task needs to execute), latency of task activation, plus
period and number of iterations for periodic tasks.
The platform model consists of (computation and/or
communication) resources, which are uniformly char-
acterised by an initial latency and throughput, and
the scheduling policies that handle the concurrent re-
quests. Furthermore, the model of the environment is
characterised by an event stream with a certain distri-
bution of arrival between an upper and a lower bound.
The corresponding UML class diagrams of each of these
patterns are presented in fig. 2, 3, 4 and 5 respectively,
whereas their POOSL specifications can be found in
[FVC06].
4 Model Composition
To build a model of a real-time system for design space
exploration, its specific components that correspond to
the modelling patterns described in the previous sec-
tion must be identified together with their parameters.
The names of the necessary patterns and their param-
eters, together with the specification of the mapping
(which task is scheduled on which processor, etc.) and
the layout of the platform (which processor is con-
nected to which bus) can be provided as the config-
uration of the system. From such a configuration, the
POOSL model of the system can be automatically gen-
erated and fed to SHESim or Rotalumis tools for anal-
ysis. As an example, for the system in fig. 6a, the
specification of the necessary patterns may look like
the one in fig. 6b, and the structure of the generated
model is shown in fig. 6c.
For design space exploration, different configurations
must be compared. To do this, changes in the initial
configuration may be done and the POOSL model re-
generated in order to analyse them. To specify a differ-
ent mapping, the Map specifications must be changed
according to the new task-to-resource mapping. To
change the architecture components, simply change the
Resource specifications and/or their parameters. Sim-
ilarly, the layout of the platform can be changed in the
Connection specification tags. In this way, the model
can be easily tuned to specify different possibilities in
the design space without any knowledge about the un-
derlying formal model that will be generated in accor-
dance with the description of the new configuration.
<<process>>
Scheduling
<<parameters>>
Scheduler:SchedulingPolicy
<<methods>>
Init()()
Schedule()()
<<messages>>
fromTask?schedule
toResource!execute
fromResource?stopped
toResource!preemption
toTask!executed
Figure 3: UML scheduling pattern
<<process>>
Resource
<<parameters>>
initialLatency:Real
throughput:Integer
<<methods>>
Init()()
ResourceRun()()
<<messages>>
sch!stopped
sch?execute
sch?preemption
Figure 4: UML resource pattern
5 Model Analysis
By composing together the necessary modelling pat-
terns, the complete model of a system can be built and
validated. For each configuration specified and gener-
ated, during the execution of the model, the scheduler
can report if there are any tasks that miss their dead-
lines. Furthermore, based on the POOSL semantics
derived from CCS, it can be detected if there is any
deadlock in the system. If all the deadlines are met
and there is no deadlock, then the corresponding ar-
chitecture is a good candidate that meets the system
requirements.
<<process>>
Environment
<<parameters>>
Events:Distribution
u:Integer
l:Integer
<<methods>>
Environment()()
<<messages>>
out!event
Figure 5: UML environment pattern
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Figure 6: Use of patterns
However, for soft real-time systems, it is allowed that
some deadlines are missed (usually there is a require-
ment for an upper limit). Therefore, in this case, it
is especially useful that the analysis of the model can
handle and record tasks with multiple active instanti-
ations that have missed their deadlines. The percent-
age of deadlines missed can be monitored and checked
against the requirements if, according to this criterion,
the underlying platform is suitable.
To correctly dimension a system (the required CPUs
performance and buses) such that it works in any situ-
ation, the worst-case behaviour of the system must be
analysed. This usually means to consider the worst-
case execution times for all the activities in the sys-
tem. On the other hand, the analysis of the average be-
haviour, based on probabilities, which can be enabled
in the proposed patterns, as shown in [FdHVC06], gives
a measure of the suitability of the design. If the dimen-
sion of the system, needed for the worst-case situation
that appears only once in a while, is far bigger than the
one needed in average, that could give useful hints for
a re-design (e.g. split tasks into smaller ones in order
to spread the load onto different CPUs).
Some other useful results the analysis of the proposed
model can provide are the release jitter, the output
jitter and the number of instances of a task active at
the same time.
6 Case Studies
In this section, two case studies are presented for which
worst-case analysis and design space exploration have
been performed using the modelling patterns proposed
in this work. The characteristics of the systems and
the results of their analysis follow.
6.1 A Printer Paper-Path
The first case study is inspired by a system architec-
ture exploration for the control of the paper-path of a
printer.
Figure 7: High-level printer control POOSL model
Figure 8: POOSL LLC model
The high-level view of the system model, visualised
using SHESim tool, is given in fig. 7. User’s printing
requests arrive at the high-level control (HLC) of the
machine which computes which activities need to take
place and when in order to accomplish the request. The
HLC tasks activate the tasks representing the low-level
control (LLC) of the physical components of the paper
path, like motors, sensors and actuators. As HLC tasks
are soft real-time, whereas LLC tasks (fig. 8) are hard
real-time, a rather natural solution was to consider a
distributed architecture. LLC can be assigned to ded-
icated processor(s) and connected through a network
to the general-purpose processor that runs HLC.
Under these circumstances, the problem was mainly
to find an economical architecture for LLC, whose task
parameters are shown in table 2. For the models of
the time-driven tasks of type T1, T3 and T4, we took
into account a latency of upto 10% of their period. Al-
though tasks of type T2 are activated based on notifica-
tions from HLC, they behave completely periodic until
the next notification arrives. Therefore, their dynam-
ical behaviour was captured using an aperiodic task
which triggers a periodic task with a finite number of
activations. Tasks of type T5 are event-driven; there-
fore, a model of the environment was needed (Physical-
Components), for which we considered event streams
with a uniform distribution in [1, 20] ms.
Given the frequency of events and the task execu-
tion times, we have analysed three commercially avail-
able low-end processors, a 40 MIPS, a 20 MIPS and
a 10 MIPS, and compared their utilisations under dif-
ferent schedulers. Fig. 9 presents the results obtained
using the earliest deadline first scheduling algorithm.
Although the 10 MIPS processor seems to be used the
most efficiently (close to its maximum capacity), the
analysis of the model showed that some of the deadlines
are missed; thus this processor is not a good candidate.
For the other two, all deadlines are met and there were
no deadlocks detected in the system. Due to the fast
execution engine Rotalumis, tens of hours of system
behaviour could be covered in less than one minute
simulation. Moreover, the analysis of the model gave
the values of the maximum release jitter, respectively
output jitter of the tasks (for the 20 MIPS they are
shown in table 3) which could be checked against the
expected margins of errors of the environment control
design.
MAX
MAX
AVG
AVG
MAX
AVG
0
20
40
60
80
100
120
40 MIPS 20 MIPS 10 MIPS
W
or
kl
oa
d 
[%
]
Figure 9: CPU workload comparison
Table 2: LLC task parameters
Task No. of Load T D
type Instantiations (ms) (ms)
T1 3 3200 2 2
T2 8 1200 2 2
T3 1 2000 2 2
T4 3 800 0.66 0.1
T5 4 160 - 0.064
Table 3: Tasks jitter for the 20 MIPS
Task type Release jitter (ms) Output jitter (ms)
T1 0.466 1.852
T2 0.466 1.852
T3 0.414 1.884
T4 0.042 0.128
T5 0.472 1.094
6.2 An In-Car Navigation System
The second case study is inspired by a distributed in-
car navigation system [Nav]. The high-level view of
the system is presented in fig. 10. There are three clus-
ters of functionality, as the picture suggests: the man-
machine interface (MMI) that handles the interaction
with the user; the navigation functionality (NAV) that
deals with route-planning and navigation guidance; the
radio (RAD) which is responsible for basic tuner and
volume control, as well as receiving traffic information
from the network.
DB
MMI
RADNAV
Figure 10: In-car navigation system
In [Nav], three application scenarios are described.
Users are allowed to change the volume (scenario I)
and to look addresses up in the maps in order to plan
their routes (scenario II); moreover, the system needs
to handle the navigation messages received from the
network (scenario III). Each of these scenarios has its
own individual timeliness requirements that need to be
satisfied. They all share the same platform, however,
not all three of them can run in parallel due to the char-
acteristics of the system (only I with III, or II with III).
The characteristics of tasks for each scenario are given
in table 4. They are all periodic tasks with infinite be-
haviour. Notice that, in comparison with the previous
case study, the timing requirements of this system are
in the seconds domain and the loads imposed on the
resources are much larger, as this case study combines
control with data streaming.
The problem related to this system was to find suit-
able platform candidates that meet all the timing re-
quirements of the application. For exploration of the
design space, a few already available platforms (see
fig. 11) were proposed for analysis. The end-to-end de-
lay for each scenario on each platform, in the presence
or absence of other scenarios, was monitored. The anal-
ysis shows that all the timing requirements are met for
all scenarios in all configurations. Fig. 12 shows, as an
illustration, the maximum end-to-end delay obtained
for scenario III in isolation on each of the proposed
platforms.
Furthermore, the processor(s) and bus(es) utilisa-
tions were monitored and, as an example, table 5 shows
the results obtained for architecture A. All together,
such results help the designer in detecting if there is
any scenario likely to miss its deadline, or which pro-
cessor or bus might be a bottleneck, and make decisions
with respect to an appropriate platform to choose.
Due to the easiness of using the patterns and going
to different configurations in the design space by just
changing their parameters, the construction of mod-
els for each of the proposed combinations took several
minutes. Moreover, as mentioned for the previous case
study as well, due to Rotalumis, the engine for the
model execution, the analysis results could be obtained
also fast.
Table 4: In-car navigation systems tasks
Scenario Task Load T D
(s) (s)
I T1 1E5 1/32 1/32
T2 1E5 1/32 1/32
T3 5E5 1/32 1/32
II T4 1E5 1 1
T5 5E6 1 1
T6 5E5 1 1
III T7 1E6 3 3
T8 5E6 3 3
T9 5E5 30 30
(A)
(E)(D)(C)
(B)
22 MIPS
113 MIPS 11 MIPS
72 kbps
22 MIPS
113 MIPS 11 MIPS
72 kbps 57 kbps
260 MIPS 22 MIPS
72 kbps
113 MIPS 130 MIPS
72 kbps
260 MIPS
MMI
RAD
NAV
MMI
RADNAV
MMI
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MMI
RADNAV
MMI
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Figure 11: Platforms proposed for analysis
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Figure 12: Maximum end-to-end delay for scenario III
7 Conclusions
In this paper, we have presented modelling patterns,
specified using the Parallel Object-Oriented Specifica-
tion Language, for the design space exploration of real-
time embedded systems. These patterns allow easy
composition of system models consisting of real-time
tasks, computation and communication resources and
their associated schedulers. Due to the expressiveness
of POOSL, important aspects, like task activation la-
tencies and context switches, can be taken into account,
enabling the building of realistic models without sacri-
ficing their conciseness. Moreover, due to this reason,
the analysis can provide more realistic results than the
classical scheduling techniques can.
The use of the patterns presented in this paper re-
duces both the modelling and the analysis effort. Al-
though completeness cannot be claimed, the efficiency
Table 5: Processors and bus utilisations in arch. A
Scen. Scen. Scen. MMI NAV RAD Bus
I II III % % % %
YES NO NO 87 0 30 3
NO YES NO 3 5 0 1
NO NO YES 1 2 4 1
YES NO YES 88 2 33 4
NO YES YES 4 6 2 2
of the model simulation allows exploration of a substan-
tial part of the design space. As future work, we aim at
extending the modelling patterns to cover for complex
platforms like networks-on-chip, by taking into account
memory components, routing algorithms and even bat-
teries for the analysis of energy consumption.
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